What is claimed is:

18

19

20

21

22

23

24

25

26

27

1. A sequential pulse train generator consists of
 2 thin-film transistors, comprising:

- a first and second dynamic shift register circuit, each 3 of which has a first, second, third, fourth, and 4 fifth input terminal, and a first and second 5 output terminal, first, second, third and fourth 6 7 input terminal of the first dynamic shift 8 register circuit coupled to receive an initial 9 pulse train, the inverted initial pulse train, a 10 clock signal and the inverted clock signal, the 11 fifth input terminal of the first dynamic shift 12 register circuit coupled to the first input 13 terminal of the second dynamic shift register 14 circuit, the third and fourth input terminal of 15 the second dynamic shift register circuit coupled 16 to receive the inverted clock signal and the 17 clock signal, respectively;
 - a first and second level shifter, each of which has a first and second input terminal, and an output terminal, the first and second input terminal of the first level shifter coupled to the first and second output terminal of the first dynamic shift register circuit, the output terminal of the first level shifter coupled to the first output terminal of the first dynamic shift register circuit, the first dynamic shift register circuit, the first and second input terminal of the second level shifter coupled to the first and

second output terminal of the second dynamic 28 shift register circuit, the output terminal of 29 the second level shifter coupled to the first 30 output terminal of the second dynamic shift 31 register circuit, respectively; and 32 a first and second inverter having output terminals 33 coupled to the output terminals of the first and 34 35 second level shifter, and outputting a first and 36 second sequential pulse train, the output 37 terminal of the first inverter coupled to the second input terminal of the second dynamic shift 38 39 register circuit, 40 wherein the amplitude of the clock signal is not larger than half the amplitude of the output signal of 41 42 the inverter. 1 2. The sequential pulse train generator as claimed in claim 1, wherein each of the first and second dynamic shift 2 3 register circuit comprises: a first transistor of a first type having a gate 4 coupled to the first input terminal and a drain 5 coupled to the second input terminal; 6 7 a second transistor of a second type having a gate 8 coupled to the second input terminal and a source 9 coupled to receive a first voltage; a third transistor of the second type having a gate 10 coupled to the first input terminal, a drain 11 12 coupled to the fifth input terminal and a source coupled to a drain of the second transistor; 13

Client Ref.: AU91019
Our ref: 0632-8033-US/final/Vincent/Steve

a fourth transistor of the second type having a gate 14 15 coupled to the source of the third transistor, a drain coupled to a source of the first transistor 16 and a source coupled to receive the first 17 voltage; 18 a fifth transistor of the second type having a gate 19 coupled to the source of the first transistor, a 20 21 drain coupled to the third input terminal and a 22 source coupled to the first output terminal; 23 a sixth transistor of the second type having a gate coupled to the second input terminal, a drain 24 coupled to the source of the fifth transistor and 25 26 a source coupled to receive the first voltage; 27 and a seventh transistor of the second type having a gate 28 29 coupled to the gate of the fifth transistor, a 30 drain coupled to the fourth input terminal and a source coupled to the second output terminal. 31 The sequential pulse train generator as claimed in 1 2 claim 2, wherein each of the first and second level shifters comprise: 3 4 an eighth transistor of the first type having a gate 5 coupled to receive the first voltage and a source 6 coupled to receive a second voltage; a ninth transistor of the first type having a coupled 7 gate and drain, and a source coupled to a drain 8 of the eighth transistor; 9 a tenth transistor of the first type having a gate 10

11

coupled to gate of the ninth transistor, a source

coupled to receive the second voltage and a drain 12 coupled to the output terminal; 13 14 an eleventh transistor of the second type having a gate 15 coupled to the drain of the eighth transistor, a 16 source coupled to the drain of the ninth transistor and a drain coupled to the first input 17 18 terminal; and 19 a twelfth transistor of the second type having a gate coupled to the gate of the eleventh transistor, a 20 21 source coupled to the drain of the tenth 22 transistor and a source coupled to the second

- 1 4. The sequential pulse train generator as claimed in
- 2 claim 2, wherein each of the first and second dynamic shift
- 3 register circuit further comprises a capacitor coupled
- 4 between the gate and source of the fifth transistor.
- 1 5. The sequential pulse train generator as claimed in
- 2 claim 3, wherein the first type is P type and the second
- 3 type is N type.
- 1 6. The sequential pulse train generator as claimed in
- 2 claim 3, wherein the first voltage is a ground voltage and
- 3 the second voltage is not less than 7 volt.

input terminal.

- 1 7. The sequential pulse train generator as claimed in
- 2 claim 1, wherein amplitude of the clock signal is lower than
- 3 4 volt.

23

- 1 8. A sequential pulse train generator consists of
- 2 thin-film transistors, comprising:

a first, second and third dynamic shift register 3 circuit, each of which has a first, second, 4 third, and fourth input terminal, and a first and 5 second output terminal, the first, second and 6 7 third input terminal of the first dynamic shift register circuit coupled to receive an initial 8 pulse train, the inverted initial pulse train and 9 a clock signal, the fourth input terminal of the 10 first dynamic shift register circuit coupled to 11 the second input terminal of the third dynamic 12 shift register circuit, the third input terminal 13 of the second dynamic shift register circuit 14 coupled to receive the inverted clock signal, the 15 third input terminal of the third dynamic shift 16 17 register circuit coupled to receive the clock 18 signal; 19 a first, second and third level shifter, each of which 20 has a first and second input terminal, and an 21 output terminal, the first and second input terminal of the first level shifter coupled to 22 the first and second output terminal of the first 23 24 dynamic shift register circuit, the first and second input terminal of the second level shifter 25 coupled to the first and second output terminal 26 27 of the second dynamic shift register circuit, the 28 first and second input terminal of the third level shifter coupled to the first and second 29 output terminal of the third dynamic shift 30 31 register circuit; and

Client Ref.: AU91019
Our ref: 0632-8033-US/final/Vincent/Steve

a second, third, fourth, fifth, sixth and seventh 32 inverter, input terminals of the second, third 33 and fourth inverter coupled to the output 34 terminals of the first, second and third level 35 shifter, output terminals of the second and third 36 inverter coupled to the first input terminals of 37 the second and third dynamic shift register 38 circuit, input terminals of the fifth, sixth and 39 seventh inverter coupled to the output terminals 40 of the second, third and fourth inverter, an 41 output terminal of the fifth inverter coupled to 42 the second input terminal of the second dynamic 43 shift register circuit, the output terminals of 44 the fifth, sixth and seventh inverter outputting 45 a first, second and third sequential pulse train, 46 47 respectively, wherein the amplitude of the clock signal is not larger 48 than half the amplitude of the output signal of 49 50 the inverter ..

- 9. The sequential pulse train generator as claimed in claim 8, wherein each of the first, second and third dynamic shift register circuits comprise:
- a first transistor of a first type having a gate
 coupled to the first input terminal, a drain
 coupled to the second input terminal and a source
 coupled to the third output terminal;
- a second transistor of a second type having a gate

 coupled to the fourth input terminal, a source

Client Ref.:AU91019
Our ref: 0632-8033-US/final/Vincent/Steve

10 coupled to receive a first voltage and a drain 11 coupled to the third output terminal; 12 a third transistor of the second type having a gate coupled the second output terminal, a drain 13 coupled to the third input terminal and a source 14 coupled to the first output terminal; and 15 a fourth transistor of the second type having a gate 16 coupled to the second input terminal, a drain 17 18 coupled to the first output terminal and a source coupled to receive the first voltage. 19 The sequential pulse train generator as claimed in 1 claim 9, wherein each of the first, second and third level 2 3 shifters comprise: 4 a fifth transistor of the first type having a gate 5 coupled to receive the first voltage and a source coupled to receive a second voltage; 6 7 a sixth transistor of the first type having a gate coupled to a drain of the fifth transistor and a 8 9 drain coupled to the output terminal; 10 a seventh transistor of the second type having a gate 11 coupled to receive the second voltage, a source 12 coupled to the first input terminal and a drain 13 coupled to the output terminal; and 14 a first inverter having an input terminal coupled to 15 the second input terminal and an output terminal 16 coupled to the gate of the sixth transistor. 1 The sequential pulse train generator as claimed in

claim 9, wherein each of the first, second and third dynamic

2

Client Ref.: AU91019
Our ref: 0632-8033-US/final/Vincent/Steve

- 3 shift register circuits further comprise a capacitor coupled
- 4 between the gate and source of the third transistor.
- 1 12. The sequential pulse train generator as claimed in
- 2 claim 10, wherein the first type is P type and the second
- 3 type is N type.
- 1 13. The sequential pulse train generator as claimed in
- 2 claim 10, wherein the first voltage is a ground voltage and
- 3 the second voltage is not less than 7 volt.
- 1 14. The sequential pulse train generator as claimed in
- 2 claim 8, wherein amplitude of the clock signal is lower than
- 3 4 volt.
- 1 15. A sequential pulse train generator consists of
- 2 thin-film transistors, comprising:
- a first, second and third dynamic shift register
- 4 circuit, each of which has a first, second and
- 5 third input terminal, and a first and second
- 6 output terminal, the first and second input
- 7 terminal of the first dynamic shift register
- 8 circuit coupled to receive an initial pulse train
- 9 and a clock signal, the third input terminal of
- 10 the first dynamic shift register circuit coupled
- 11 to the first input terminal of the third dynamic
- 12 shift register circuit, the second input terminal
- of the second dynamic shift register circuit
- 14 coupled to receive the inverted clock signal, the
- second input terminal of the third dynamic shift

register circuit coupled to receive the clock 16 17 signal; a first, second and third level shifter, each of which 18 has a first and second input terminal, and an 19 output terminal, the first and second input 20 terminal of the first level shifter coupled to 21 the first and second output terminal of the first 22 dynamic shift register circuit, the first and 23 second input terminal of the second level shifter 24 coupled to the first and second output terminal 25 of the second dynamic shift register circuit, the 26 first and second input terminal of the third 27 level shifter coupled to the first and second 28 29 output terminal of the third dynamic shift 30 register circuit; and 31 a first, second and third buffer, input terminals of the first, second and third buffer coupled to the 32 output terminals of the first, second and third 33 level shifter, output terminals of the second 34 buffer coupled to the third input terminal of the 35 36 first dynamic shift register circuit and to the first input terminal of the third dynamic shift 37 38 register circuit; wherein the amplitude of the clock signal is not larger 39 40 than half the amplitude of the output signal of 41 the inverter.